Abstract: A new input feedforward sigma-delta modulator architecture is presented for the design of low-voltage low-power high-precision oversampling analog-to-digital conversion. A half-sample delay is added in the input feedforward path in combination with multi-bit quantization to reduce integrator output swing and relax timing constraints in the feedback path. This results in substantial reduction of power dissipation in both analog and digital circuits in the modulator. The proposed implementation shows that no additional circuitry is needed to realize the added half-sample delay, thereby not introducing circuit nonidealities and eliminating power and area overhead. To verify the effectiveness of the architecture, a second-order sigmadelta modulator was designed and simulated using macro-models and 0.18-µm CMOS devices. It achieves a dynamic range of 96 dB for a signal bandwidth of 312.5 kHz at a 40-MHz sampling rate, which corresponds to an oversampling ratio of 64.
Introduction
The use of an input feedforward sigma-delta (AEÁ) modulator architecture enables low-voltage, low-power operation in the analog circuits because the integrators process only the quantization error, not the signal [1] . This results in less nonlinear distortion by the integrators and thus relaxes settling and dc gain requirements on the integrator op amps. Moreover, if multi-bit quantization is employed, these benefits can be further enhanced since the integrator output swing depends only on quantization step size. However, the time available for signal processing in feedback path is only the nonoverlapping period of the two-phase clocks, which requires the use of a high-speed quantizer and feedback DAC.
In this letter, a new input feedforward AEÁ modulator architecture is presented to reduce power dissipation in both analog and digital circuits. A half-sample delay, rather than one-sample delay, is added in the input feedforward path to allow half a clock period for the feedback signal processing. This results in reduced power dissipation in the quantizer and digital circuits in the feedback path. The relaxed timing constraint in the feedback path makes it easy to implement low-power multibit quantization. Integrator output swing can then be greatly reduced so as to reduce power dissipation in the integrator op amps. Key difference of the proposed architecture compared to conventional architectures is that it does not need any additional circuitry to implement the added half-sample delay, and thus not introduce circuit nonidealities and not require extra power and area.
Conventional AEÁ modulator architecture
To relax the timing requirements imposed on the modulator feedback loop, a onesample or half-sample delay can be inserted into forward and feedback path [2, 3] , as shown in Fig. 1 . Then, the allowed time for feedback signal processing can be at least half the clock period. In [2] , the delay components in the forward path is implemented using multiple sampling technique, where sample-and-hold circuits alternately sample the input onto a dedicated sampling capacitor. The sampled charge is held on the capacitor for one clock period and then fed to the first integrator. This technique, however, can require a large area, especially when high dynamic range is desired. This is because noise introduced in the sampling circuits in the first integrator appears at the modulator output without attenuation, and therefore each sampling capacitor must be sized large enough to meet kT/C noise budget. In addition, if the sampling capacitors are shared with the feedback DAC, mismatch in parallel sampling paths can cause mixing high-frequency quantization error power down into the signal band, thereby raising the modulator noise floor in the signal band. Another approach, shown in Fig. 2 , to extending the processing time in the feedback path is to introduce a one-sample delay in the input feedforward path [4] . Although the signal component at the input of the first integrator is not completely removed in this architecture, its magnitude is attenuated by the (L+1)th order, where L is the order of the modulator. Thus, the integrator output swing can still be kept small if multi-bit quantization is used and the oversampling ratio is not too low. The nonidealities introduced by the added delay in the input feedforward path are attenuated by the noise shaping provided by the feedback. However, for implementing the added delay it requires additional switched-capacitor circuits that are controlled by an extra clock generator [4] .
Proposed AEÁ modulator architecture
The proposed modulator architecture adds a half-sample delay in the input feedforward path. An exemplary second-order modulator is shown in Fig. 3 . The z-domain responses of this architecture are
From Eq. (1) the signal transfer function is not unity but has a high-pass filtering characteristic, as in [4] . However, its magnitude is nearly flat and unity over the z-domain frequencies up to 0.1, and then increases to 7 as the frequency Fig. 2 . Input feedforward AEÁ modulator with a one-sample delay in the input feedforward path. Fig. 3 . Proposed second-order AEÁ modulator with a half-sample delay in the input feedforward path.
goes up to 0.5. Assuming that oversampling ratio is larger than 8, which is true in many AEÁ modulators, the increase in magnitude of the signal transfer function in the signal band is less than 0.3 dB. From Eq. (2)- (4), the input-dependent signal component injected to the first integrator input undergoes third-order shaping and only negligibly small second-order and first-order shaped version of the signal appear at the outputs of the first and second integrators. The noise transfer function of the modulator is an ideal second-order difference as in Eq. (1). The implementation of analog summation and a timing diagram of the secondorder AEÁ modulator in Fig. 3 is shown in Fig. 4 . The major difference compared to [4] is that no additional circuitry is needed to implement the added delay in the input feedforward path on the assumption that the actual circuit is differential and the polarity inversion from modulator input to quantizer input, denoted as ÀV IN in the half-sample delayed-input feedforward, is realized by simply applying negative modulator input to the quantizer. While the negative input is sampled onto C 1 during sampling phase, when È 1 and È 1d are high, the charge sampled onto C OS during the previous integration phase is transferred to the preamplifier by grounding node X. During the integration phase, when È 2 and È 2d are high, the analog summation signal, which is to be transferred to the quantizer during the following sampling phase, is sampled onto C OS by ac grounding the negative input of the preamplifier. Therefore, the difference in sampling instants for the input and summation signals is half a sample period. The preamplification operation starts at the rising of È 1 , and the clocked latch regenerates the preamplifier output voltage to CMOS level when È Latch is high. Thus, the time available for signal processing in the modulator feedback path is half a clock period. When È 2 is high, the offset voltage of the preamplifier is also sampled onto C OS so that it can be cancelled during the following quantization operation when È 1 is high.
Circuit design and simulation results
To verify the effectiveness of the proposed architecture, a second-order AEÁ modulator has been designed and simulated using a 0.18-µm CMOS technology with the sampling frequency of 40 MHz. The op amp in the first integrator is realized using a PMOS-input folded-cascode topology with current consumption of 4.5 mA. The second integrator op amp dissipating 1.1 mA is a scaled version of the first integrator op amp. The op amp dc gains in the first and second integrators are 58 dB and 61 dB, respectively. The closed-loop bandwidth of the first integrator is 135 MHz, and that of the second integrator is 130 MHz. 4-bit quantization, performed by 15 parallel cascades of two preamplifiers and a clocked latch, is used to maintain the integrator output swing small enough. It dissipates 0.7 mA. The sampling capacitance in the first integrator is 8 pF, and that in the second integrator is 1 pF. C 1 and C 3 in Fig. 4 is 50 fF, and C 2 is twice the size of C 1 . The positive and negative reference voltages are chosen to be equal to the supply rails of 1.0 V and 0 V, respectively, to maximize the modulator dynamic range. Fig. 5 shows the magnitude of the first and second integrator output swing with respect to input power. In this simulation, the input frequency is at the edge of signal bandwidth, 312.5 kHz, for oversampling ratio of 64. As the input power increases the integrator output swing remain nearly constant and small as expected in (3), (4) . With a −6-dB input at 100 kHz, the output spectrum of the modulator is shown in Fig. 6 , where the overlaying grey line is the magnitude response of an ideal second-order noise transfer function. The signal-to-noise plus distortion ratio (SNDR) is 92 dB for a −6-dB input. The modulator achieves 96 dB of dynamic range and 93 dB of peak SNDR. The total power dissipation of the modulator is 7.5 mW from a single 1.0-V supply. A comparison of the proposed modulator with previously published ones is presented in Table I , where figure-of-merit (FOM) used is FOM ¼ Power=ð2ÁBWÁ2 ENOB ).
Conclusion
A half-sample delayed-input feedforward AEÁ modulator architecture is presented.
In combination with multi-bit quantization, it can achieve low-voltage low-power operation of the integrators due to the small integrator output swing. The added half-sample delay in the input feedforward path, implemented with no additional circuitry, results in a relaxed timing constraint in the feedback path, thereby allowing the quantizer and feedback DAC to dissipate less power. 
